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Abstract—Distributed voltage-controlled oscillators (DVCOs)
are presented as a new approach to the design of silicon VCOs at
microwave frequencies. In this paper, the operation of distributed
oscillators is analyzed and the general oscillation condition is
derived, resulting in analytical expressions for the frequency and
amplitude. Two tuning techniques for DVCOs are demonstrated,
namely, the inherent-varactor tuning and delay-balanced cur-
rent-steering tuning. A complete analysis of the tuning techniques
is presented. CMOS and bipolar DVCOs have been designed and
fabricated in a 0.35- m BiCMOS process. A 10-GHz CMOS
DVCO achieves a tuning range of 12% (9.3–10.5 GHz) and a
phase noise of 103 dBc/Hz at 600 kHz offset from the carrier.
The oscillator provides an output power of 4.5 dBm without
any buffering, drawing 14 mA of dc current from a 2.5-V power
supply. A 12-GHz bipolar DVCO consuming 6 mA from a 2.5-V
power supply is also demonstrated. It has a tuning range of 26%
with a phase noise of 99 dBc/Hz at 600 kHz offset from the
carrier.
Index Terms—Distributed oscillators, frequency tuning, trans-
mission lines, voltage-controlled oscillators.
I. INTRODUCTION
THE ever-increasing demand for larger bandwidth inthe digital communication market, wired or wireless, is
pushing integrated circuits for operation at higher frequen-
cies. Traditionally, these high-frequency circuits have been
implemented in compound semiconductor technologies (such
as GaAs and InP). Recently, silicon, particularly CMOS,
has emerged as a promising low-cost alternate for RF and
microwave integrated circuits (ICs). Furthermore, silicon-based
ICs are highly suitable for system-on-a-chip implementations.
However, silicon suffers from larger parasitic elements both in
active and passive devices, and therefore new design techniques
are needed at such high frequencies.
Voltage-controlled oscillators (VCOs) are essential building
blocks for frequency synthesizers and clock-and-data recovery
loops. Monolithic ring and LC oscillators have been commonly
used as VCOs in such systems. Ring VCOs have inferior noise
performance but can generate quadrature signals more readily,
while LC VCOs offer better phase noise for a given power
dissipation. However, it becomes more difficult to achieve all
the desired VCO specifications simultaneously as the frequency
of operation approaches the self-resonance frequency of the
on-chip inductors and the cutoff frequency of transistors .
Manuscript received July 20, 2000; revised October 26, 2000. This work was
supported in part by the Lee Center for Advanced Networking and the National
Science Foundation.
The authors are with the Caltech High-Speed Integrated Circuit Laboratory
(CHIC), California Institute of Technology, Pasadena, CA 91125 USA.
Publisher Item Identifier S 0018-9200(01)01470-6.
More specifically, to operate at higher frequencies, the tank”s
LC product should decrease. However, the inductor loss,
parasitic capacitances of transistors, and loading from the next
stage (e.g., output buffers) do not scale at the same rate. This
results in the choice of even smaller , which corresponds to
larger power dissipation for a given oscillation amplitude, and
more stringent constraints on the tuning capability of such an
LC VCO [1]. These limitations make it necessary to pursue
alternative approaches, such as distributed oscillators.
Distributed oscillators originate from distributed amplifiers
(also known as traveling wave amplifiers) [2]–[5], which
have been widely used for wide-band amplification. A dis-
tributed amplifier achieves a higher gain–bandwidth product
by absorbing the parasitic capacitances of transistors into
transmission lines and effectively trades larger delay for a
better gain–bandwidth product. Correspondingly, a distributed
oscillator can operate at frequencies close to . Also, through
a proper choice of number of stages, a distributed oscillator
can generate low-noise quadrature signals, which is realized by
using dividers or poly-phase filters in current implementations.
Skvor et al. [6] proposed to build a VCO by operating a dis-
tributed amplifier in the reverse gain mode, feeding the signal
from the drain dummy load back to the gate line. A discrete
4-GHz distributed oscillator was demonstrated using four GaAs
pHEMTs and microstrip lines on a printed circuit board [7].
Recently, using the forward gain operation mode, Kleveland et
al. [8] showed a 0.18- m CMOS 17-GHz distributed oscillator
with off-chip termination and without any tuning capability.
Despite these advances, it is not clear how integrated
distributed oscillators using low- silicon transistors can
be tuned without significantly lowering the loop gain and
hence increasing the power dissipation for reliable operation.
Therefore, it is necessary to devise new tuning techniques for
such distributed voltage-controlled oscillators (DVCOs). Also,
a systematic and analytical approach to the design of DVCOs
is needed to be able to make accurate a priori predictions of
frequency and amplitude.
This paper addresses these issues and is organized in the fol-
lowing manner. Section II will introduce the operation of dis-
tributed amplifiers and distributed oscillators through a detailed
analysis of the oscillation condition. This analysis leads to gen-
eral expressions for the amplitude and frequency of distributed
oscillators. Two tuning techniques for DVCOs will be demon-
strated in Section III, considering the advantages and disadvan-
tages of each. The design and layout issues will be discussed in
Section IV. Finally, experimental results for a 10-GHz CMOS
DVCO and a 12-GHz bipolar DVCO will be presented in Sec-
tion V.
0018–9200/01$10.00 © 2001 IEEE
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Fig. 1. Basic distributed amplifier.
II. ANALYSIS
In this section, general analyses of distributed amplifiers and
distributed oscillators are presented. Although the discussion is
carried out in MOS terminology, it is equally valid for bipolar
implementations.
A. Distributed Amplifiers
The basic distributed amplifier consists of two transmission
lines, the gate line and drain line, and transistors providing gain
as shown in Fig. 1. The forward (to the right in the figure) wave
on the gate line is amplified by each transistor. The incident
wave on the drain line travels forward in synchronization with
the traveling wave on the gate line. Each transistor adds power
in phase to the signal at each tap point on the drain line. The for-
ward traveling wave on the gate line and the backward (traveling
to the left) wave on the drain line are absorbed by terminations
matched to loaded characteristic impedance of the gate line
and drain line , respectively. Assuming that the number of
transistors on the line is large and their spacing is much smaller
than half wavelength, their input and output capacitances may
be considered distributed,1 is given by
(1)
where are the series inductance and resistance
and parallel capacitance and conductance of the gate transmis-
sion line per unit length, respectively, and is the small signal
input capacitance of the amplifying stage, which is a MOS tran-
sistor in this case. A similar expression can be obtained for ,
i.e.,
(2)
where are the series inductance and resistance
and parallel capacitance and conductance of the drain transmis-
sion line per unit length, respectively, and is the output ca-
pacitance of the amplifying stage.
1This approximation leads to an underestimation of propagation delay.
The complex propagation constants of the transmission lines
are also changed due to the transistor loading, i.e.,
(3)
(4)
It can be seen from (1)–(4) that device parasitic capacitances
are absorbed into the capacitive component of the transmission
lines and therefore contribute mainly to the real part of and
the imaginary part of , which do not induce loss.
The gain of the distributed amplifier can be calculated in the
following way. Note that the voltage at the th tap of the gate
line is related to the gate line’s segment length and complex
propagation constant of the loaded gate line through [9]
(5)
where is the voltage at the input node in Fig. 1. This is
assuming that the gate line is terminated to on the right end.
Also assuming that the drain line is terminated to on the left
end, the wave going out of the drain of each transistor sees an
impedance of , which is the parallel combination of the
two s seen on the left and right. The generated wave at the
th drain tap traveling to the right is therefore given by
(6)
where is the small signal transconductance of each tran-
sistor.2 Note that a simple can be used to the first order since
the transistor parasitic capacitances are primarily absorbed into
the real part of and the imaginary part of . These generated
waves travel through different lengths of drain line to reach the
output node . Therefore, the total wave traveling to the right at
the output is given by superposition, i.e.,3
(7)
where is the number of transistors.
Part of this incident wave will be reflected due to the
impedance mismatch at node , since in general the load
impedance is different from . The reflected wave
is related to the incident wave through the reflection
coefficient, i.e.,
(8)
2The inherent base transit time in bipolar transistors is included inC , which
is absorbed into the gate line.
3Using the identity a   b = (a  b)(a + a b+   + b ).
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Fig. 2. Basic distributed oscillator.
The voltage at node is thus related to the incident wave by
(9)
Combining (7) and (9), the following general expression for the
voltage gain of the amplifier can be obtained:
(10)
To gain more insight into (10), let us consider the special
case where . This can be achieved by having
different lengths and widths for the drain and gate lines in the
design to guarantee that the product is the same on both lines.
Then the voltage gain of (10) can be written as
(11)
where , in which and are the attenuation and
phase constant of the transmission lines, respectively.
A distributed amplifier has a relaxed gain–bandwidth tradeoff
compared to a lumped amplifier due to its distributed nature,
where the parasitic capacitances of transistors are absorbed into
the transmission lines as can be seen from (1)–(4). Also, tran-
sistor output signals add directly on the drain line as shown in
(7). Therefore, the overall voltage gain can be larger than unity
even when the voltage gain of each transistor may be less than
one. The extended bandwidth of the distributed amplifier comes
at the price of larger time delay [11]. Although this might be un-
desirable in certain applications, we can use it to our advantage
in a distributed oscillator.
B. Distributed Oscillators
A distributed oscillator can be formed by feeding the output
of a distributed amplifier (node back to its input (node )
as shown in Fig. 2. Intuitively, the oscillation frequency is de-
termined by the round-trip time delay, i.e., the time it takes the
wave to travel through the transmission lines and then get am-
plified by one of the transistors. It is noteworthy that, with the
proper choice of the number of transistors and their spacing, a
distributed oscillator can also generate quadrature signals.
Breaking the feedback loop at nodes and , the distributed
oscillator reduces to the distributed amplifier of Fig. 1 with a
load impedance and a source impedance of .
Assuming ac short circuit in the feedback path, e.g., by using
a large ac coupling capacitor, the ac voltages at nodes and
should be equal and in phase in steady state. Therefore, the
large-signal gain from to should be 1, which can be approx-
imately calculated from (10) by replacing the small-signal
with the large-signal transconductance of each transistor as
defined in [10]. Then, the following general oscillation condi-
tion is obtained:
(12)
This complex equality determines both the amplitude and the
frequency of the oscillation. In the special case of equal prop-
agation properties for both lines, i.e., , (12)
reduces to
(13)
Assuming purely real characteristic impedance for the gate and
drain lines, the last term on the left-hand side of (13) should be
1, i.e., . Noting that , the oscillation
frequency is
(14)
where is the phase velocity in the line, and
and are the inductance and the capacitance per unit length
of the loaded transmission lines. Several observations can be
made.
1) This expression makes intuitive sense as is the total
length of the transmission lines in the oscillator and
is the propagation velocity of the wave on the line. How-
ever, the signal only travels through a length of from
node 1 to 2. The factor of 2 is caused by the 180 phase
shift due to the inverting gain of transistors. Therefore, it
verifies that the frequency is determined by the round-trip
time delay. Furthermore, if , the oscillation
frequency can be determined by calculating the gate and
drain line propagation delays, i.e.,
(15)
where
(16)
are the phase velocities on the loaded gate line and drain
line, respectively. The accuracy of (15) is verified in Sec-
tion V.
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2) Equation (14) can be written as ,
where and are the induc-
tance and capacitance of the entire loaded gate and drain
lines. Therefore, the oscillation frequency given by (14)
is approximately times larger than that of a lumped os-
cillator with a tank inductance and capacitance of values
and , respectively.
3) , where is the cutoff
frequency of the loaded transmission line and represents
the frequency at which no signal travels along the trans-
mission line. This implies that for a given frequency, a
larger number of smaller transistors (larger ), and hence
a smaller section length , would result in a higher to
ratio and hence a frequency and amplitude closer to those
predicted by (14)–(16).
The magnitude part of (13) can be solved for to deter-
mines the amplitude. Noting that, for amplitude , much
larger than quiescent gate overdrive, , the large-signal
transconductance is 4 [11], and hence the os-
cillation amplitude is given by
(17)
where is the loss of the full length of the transmission line
and it is assumed that is real. This expression is valid for
both MOS and bipolar implementations of the oscillator as long
as the amplitude is large. It is noteworthy that (17) reduces to
the previously known expression for the amplitude of a lumped
oscillator [11] for .
The above analysis is based on the assumption that the tran-
sistor loading can be treated as distributed over the total length
of the transmission lines. Although this is strictly valid only for
a very large number of small transistors, the derived oscillation
conditions are a good approximation, as shown in Section V.
III. TUNING
Frequency tuning is an essential feature whenever the oscil-
lator is used in a phase-locked system. Usually the specified
tuning range is considerably larger than the required range to
accommodate for process variations and incomplete modeling
and therefore it is necessary to have a large tuning range.
According to (14), the oscillation frequency is proportional
to the phase velocity of the loaded transmission lines, ,
and inversely proportional to the total length of transmission
lines, . This leads to two approaches for frequency tuning:
changing the phase velocity and/or changing the effective length
of the transmission lines.
A. Inherent-Varactor Tuning
The most straightforward way of changing the phase velocity
is by introduction of explicit varactors on the transmission lines
and hence changing the phase velocity, . Un-
fortunately, this approach suffers from a severe reduction in
the oscillation frequency due to the extra zero-bias capacitance
added to the lines which does not contribute to the tuning. This
4This expression is valid in the case of a bipolar transistor too as long as the
amplitude is much larger than kT=q.
Fig. 3. Inherent-varactor tuning.
Fig. 4. Path-length adjustment tuning.
will cancel the advantages obtained by using a distributed struc-
ture, namely, higher operation frequency. Also the quality factor
of the varactors significantly degrades at higher frequencies
which makes them even more undesirable.
Fortunately, the parasitic capacitances of transistors can be
used as inherent varactors. Therefore, by varying the dc voltage
on the transistors, we can change these parasitic capacitances
to tune the oscillation frequency. However, if applied blindly,
the changes in the control voltage will change the dc operating
point of the transistors, and thus vary their transconductance
and output resistance. This will in turn change the oscillation
amplitude, which is an undesirable effect. Therefore, any tuning
technique should guarantee stable operation point with changes
in the control voltage. This goal can be achieved by biasing the
transistors using current sources.
Tuning can be achieved by adjusting the dc level of the gate
line or drain line in Fig. 3, while maintaining a constant quies-
cent current using current source biasing, as will be shown in
Section III-B. It is essential to introduce an ac coupling capac-
itor between the drain and gate lines to be able to control
the dc voltages on the two lines independently. With this mod-
ification, it is possible to change the nonlinear capacitances of
transistors (such as and ) as well as their transconduc-
tances, , by changing the dc voltages. Changes in have
the largest effect on the tuning range as the voltage across
does not change significantly due to the constant current biasing
scheme. Circuit simulations confirm this observation.
B. Delay-Balanced Current-Steering Tuning
An alternative way of changing the round-trip time delay is to
change the length of the transmission lines. Although the phys-
ical length cannot be changed, the effective length can be varied,
i.e., we can control and change the path for the waves to travel.
The basic concept is shown in Fig. 4, where the gates of
and are connected to the same point on the gate line while
separated on the drain line by . To understand the operation in
this tuning mode, let us consider two extreme cases. In the first
case, when is on and is off, the signal travels along the
solid path. In the second extreme case when is on and is
off, the signal travels along the dashed path. The latter is shorter
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Fig. 5. Drain line tuning section.
Fig. 6. Gate line tuning section.
than the former by . Therefore, the round-trip time delay can
be varied by selecting either the solid or dashed path, and thus
the oscillation frequency can be tuned accordingly.
The path-length adjustment can be implemented by current
steering [15]. Fig. 5 shows a section of a DVCO using such
tuning technique, which we call a drain-line-tuning (DLT) sec-
tion. The gain transistors and share the same tap point
on the gate line, while their drains are connected to the drain
line at two different points. The transistors are biased using cur-
rent sources and , and their sources are ac-grounded using
two bypass capacitors to maintain the high-frequency gain while
suppressing the low-frequency parasitic oscillations. The bias
current of each transistor is then controlled independently of the
dc voltage on the gate and drain lines. The effective length of the
drain line can be changed by varying the ratio of and to
tune the oscillation frequency continuously. The difference be-
tween the minimum and maximum effective lengths of the drain
line is controlled by . Thus, the tuning range is determined by
the ratio of to the total length of transmission lines, as will
be shown analytically. A “U-turn” structure can be used in the
layout of a DLT to minimize the length of interconnection wires
to the transmission lines and avoid extra unbalanced delay from
these wires, as shown in Fig. 5.
A DVCO tuned by DLTs experiences the problem of delay
mismatch as the transistor loading on the gate line is more con-
centrated than on the drain line. The delay mismatch is dete-
riorated by the fact that the gate capacitance is usually larger
than the drain output capacitance. Also, the total length of the
drain line is longer than the gate line if the U-turn structure is
used which results in more delay mismatch. Therefore, the trav-
eling wave on the drain line will lag the gate wave in phase. This
phase mismatch between the gate and drain lines affects the os-
cillator”s phase condition and makes it difficult for the oscillator
to maintain phase shift around the loop. In other words, it de-
grades the synchronization of the waves on the gate and drain
lines. If not resolved, this phase mismatch will degrade the phase
noise and tuning range.
To remedy this problem, the delay mismatch between the gate
and drain lines must be minimized. This can be done using the
structure of Fig. 6, which is complementary to that of Fig. 5 in
that the gain transistors share the same drain tap point but are
Fig. 7. DVCO using DLTs.
separated on the gate line by the same distance as the separa-
tion on the drain line of Fig. 5. We will refer to this structure
as gate-line-tuning (GLT) section. A pair of these complemen-
tary sections can be used to cancel the delay mismatch. We will
refer to this tuning technique as delay-balanced current-steering
tuning.
Now we can extend the previous analysis of distributed oscil-
lators to a DVCO using the current-steering tuning technique.
For simplicity, we consider a DVCO with only DLTs (Fig. 7),
assuming that there is no phase mismatch. The analysis of a
delay-balanced DVCO with both DLTs and GLTs can also be
performed using the same approach. The bias currents of
in Fig. 5 and all the similar transistors in other DLTs are the
same. We will refer to these transistors as group and tran-
sistor and its counterparts in the other DLTs as group . The
large-signal transconductance of each transistor in group and
group will be shown with and , respectively. An
analysis similar to that of the original distributed oscillator of
Fig. 2 will be applied to both groups to find the new oscilla-
tion condition in the presence of tuning. The resultant voltage at
node due to the transistors of group is
(18)
Similarly, for group
(19)
Superimposing these two voltages, the following steady-state
oscillation condition is obtained:
(20)
In the special case of , (20) simplifies to
(21)
Assuming that , (21) simplifies to the following ex-
pressions for frequency as shown in the Appendix:
(22)
As can be seen from (22), as long as is small compared
to the total length of the transmission line, the tuning range is
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Fig. 8. Delay-balanced current-steering tuning.
directly proportional to the tuning length . However, if in-
creases excessively, the phase difference between contributions
from transistor groups A and B as well as the loss on increase,
as can be seen from (21). Both effects decrease the total loop
gain and, hence, set a practical upper bound for .
IV. DESIGN AND LAYOUT
The designed DVCOs comprise two GLTs [Fig. 8(b)] and two
DLTs [Fig. 8(c)], as shown in Fig. 8(a). In each section, and
are implemented using a current source and two cur-
rent steering transistors and . The differential control
voltage steers the tail current between and . The channel
lengths of transistors and should be chosen longer than
the minimum channel lengths to allow for a larger and more uni-
form range of the differential control voltage, . Longer
channel length also reduces the excess channel noise of these
devices, which improves the phase noise of the oscillator [12],
[13]. The ac coupling capacitor between the end of the drain line
and beginning of the gate line is used to allow the inherent-var-
actor tuning. This dual differential and single-ended tuning ca-
pability allows for simultaneous coarse- and fine-tuning in a fre-
quency synthesizer, which is useful for improving the capture
range in a phase-locked loop.
An important issue in the design of DVCOs is the modeling
of the transmission lines [16]. In this design, coplanar striplines
are used for their high and low loss. Full-wave EM simu-
lations with HFSS [14] are used to extract circuit parameters
for the transmission lines. The coplanar striplines have a metal
thickness of 3 m, a vertical spacing to the substrate of 4.2 m,
a signal-line width of 3 m, a ground-line width of 8 m, and
a lateral spacing between them of 10 m. The inductance and
capacitance per unit length do not vary significantly with fre-
quency. They are = 0.72 H/m and = 81 pF/m around fre-
quencies of interest.
Since the circuit operates at microwave frequencies and any
conductive line can act as a transmission line, special attention
should be paid to the layout. Fig. 9 shows the floor plan of a
DVCO. A few important considerations are highlighted here.
The gate and drain lines should be parallel to maintain synchro-
nization of waves and their spacing should be large enough to
lower interference. Due to the feedback path in the oscillator, a
crossing where one transmission line goes underneath the other
is inevitable. This crossing is implemented using both metal1
and metal2 lines to minimize the loss and compensate for the
thickness difference between the top layer and the lower metal
Fig. 9. Floor plan of a DVCO.
Fig. 10. Die photo of the CMOS DVCO.
layers and thus impedance difference between the drain line and
gate line. Enough vias are introduced at the crossing point to
minimize the resistance. There are reverse-biased PN junctions
(also known as laminations) underneath the entire transmission
line structure to suppress Eddy currents in the substrate and thus
lower the loss to some extent. In each section, the two gain tran-
sistors have identical distances from the tap points on the trans-
mission lines in order not to introduce unbalanced excess delay
as shown in Figs. 3 and 4. The dc bias lines pass underneath and
are perpendicular to the transmission lines to minimize the ca-
pacitive loading on the lines.
V. EXPERIMENTAL RESULTS
A. Test Setup
In our test setup, the chip is attached to a circuit board with
conductive adhesive. The dc pads are wire-bonded to the PCB.
A microwave probe station equipped with microwave coplanar
probes is used to probe the RF pads on the sides. The probes
are connected to the measurement instruments and bias circuitry
through coaxial cables. An HP 8563E spectrum analyzer is used
to measure the oscillation frequency and the output power. The
measured insertion loss from the probes to the spectrum an-
alyzer is 4.3 dB at 10 GHz and 6.3 dB at 12 GHz, respec-
tively. Therefore, any measured power on the spectrum analyzer
should be adjusted for the extra loss.
B. CMOS DVCO
A 10-GHz CMOS DVCO is fabricated in a 0.35- m BiCMOS
technology using only CMOS transistors. Fig. 10 shows its chip
micrograph. It occupies an area of 1.4 mm 1 mm, including
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(a)
(b)
Fig. 11. Output power spectrum of the CMOS DVCO. (a) Harmonics. (b)
Detailed.
Fig. 12. Phase noise of the CMOS DVCO.
the pads. The total length of transmission lines is about 7 mm.
It is noteworthy that CMOS transistors in a BiCMOS process
are known to have inferior compared to transistors of com-
parable size in pure CMOS technologies.
The measured power spectrum is shown in Fig. 11, which
should be adjusted for the 4.3-dB loss in the setup. The center
frequency of the oscillator is 10.0 GHz and the output power
is 4.5 dBm. Fig. 12 shows the single-side-band (SSB) phase
noise. The phase noise is 103 dBc/Hz at 600 kHz offset from
(a)
(b)
Fig. 13. Tuning of the CMOS DVCO. (a) Inherent-varactor tuning. (b)
Delay-balanced current-steering tuning.
a 10.2-GHz carrier with a total drain current of 14 mA. Deter-
ministic modulation sidebands induced by external interference
can be observed in Fig. 11(b). These sidebands degrade the mea-
sured phase noise at higher offset frequency from the carrier.
A tuning range of 9% (9.5–10.4 GHz) can be obtained using
the inherent-varactor tuning with a total drain current of 14 mA.
The output power variation is 2.7 dB over this tuning range. If
maintaining a constant output power is not required, the tuning
range can be extended to 12%, as shown in Fig. 13(a). The mea-
sured tuning range of the delay-balanced current-steering tuning
technique is 2.5% around the center frequency set by the in-
herent-varactor tuning, as shown in Fig. 13(b) for a center fre-
quency of 10.3 GHz.
Using transmission line parameters obtained from EM sim-
ulations with HFSS ( H/m, pF/m) and the
circuit parameters ( mm, mm, ,
fF/stage, fF/stage), (15) predicts a center
frequency of GHz, in good agreement with measure-
ment results.
The measured output power from the gate and drain termina-
tions versus total drain current are compared in Fig. 14. These
measurements are good indicators of the oscillator”s internal
voltage levels.
C. Bipolar DVCO
The 12-GHz bipolar DVCO is fabricated using the same
BiCMOS process. Fig. 15 shows its chip micrograph. It
occupies an area of 1.2 mm 1 mm. The total length of the
transmission lines is about 5 mm, which primarily controls the
center frequency.
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Fig. 14. Power consumption versus output power for the CMOS DVCO.
Fig. 15. Die photo of the bipolar DVCO.
Fig. 16. Output power spectrum of the bipolar DVCO.
The measured power spectrum and phase noise spectrum of
the 12-GHz DVCO are shown in Figs. 16 and 17. A phase noise
of 99 dBc/Hz at 600 kHz offset from a 11.7-GHz carrier is
achieved on 6-mA bias current from a 2.5-V dc supply. This
power dissipation is comparable to low-power lumped VCOs
operating at lower frequencies. A better phase noise can be
achieved by increasing the bias current.
The inherent-varactor tuning on the collector line achieves
a tuning range of 12% (10.6–12 GHz) with 2-dB output
Fig. 17. Phase noise spectrum of the bipolar DVCO.
(a)
(b)
Fig. 18. Tuning of the bipolar DVCO: (a) inherent-varactor tuning and (b)
delay-balanced current-steering tuning.
power variation around a center frequency of 11.3 GHz. This
tuning range can be extended to 26% by tolerating larger
output variation, as shown in Fig. 18(a). The delay-balanced
current-steering tuning achieves a tuning range of 7.4% around
the center frequency set by the inherent-varactor tuning, as
shown in Fig. 18(b).
Using transmission line parameters obtained from EM sim-
ulations with HFSS ( H/m, pF/m) and the
circuit parameters ( mm, mm, ,
fF/stage, fF/stage), (15) predicts a center
frequency of GHz, in good agreement with measure-
ment results.
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VI. CONCLUSION
In this paper, a systematic approach to the analysis of dis-
tributed oscillators has been presented. The general oscillation
condition has been derived, leading to analytical expressions for
the amplitude and frequency. The derived frequency condition
also leads to two tuning approaches: inherent-varactor tuning
and a novel delay-balanced current-steering tuning. In the latter
approach, the effective length of the transmission line is changed
by changing the signal path. The introduced problem of delay
mismatch can be remedied by delay balancing via the combi-
nation of DLTs and GLTs. CMOS and bipolar DVCOs have
been implemented using these tuning techniques in a 0.35-
m BiCMOS technology. The 10-GHz CMOS DVCO achieves
a tuning range of 12% (9.3–10.5 GHz) and a phase noise of
103 dBc/Hz at a 600-kHz offset from a 10.2-GHz carrier,
drawing 14 mA of current from a 2.5-V supply. The 12-GHz
bipolar DVCO achieves 26% of tuning range with a phase noise
of 99 dBc/Hz at a 600-kHz offset from the carrier. It consumes
only 6 mA from a 2.5-V supply.
APPENDIX
Equation (21) can be rewritten as
(A1)
Defining
(A2)
where
(A3)
Assume that , then the frequency condition becomes
(A4)
The frequency is given by
(A5)
If we further assume , (A5) can be simplified as
(A6)
ACKNOWLEDGMENT
The authors would like to thank Conexant Systems, Newport
Beach, CA for chip fabrication, and in particular S. Lloyd, R.
Magoon, B. Bhattacharyya, F. In’tveld, J. Yu, and R. Hlavac
for their help. They would also like to acknowledge L. Cheung,
T. Hirvonen, D. Ham, H. Hashemi, S. Kee, I. Aoki, and M.
Morgan of Caltech for helpful discussions and assistance with
wire-bonding and measurement.
REFERENCES
[1] D. Ham and A. Hajimiri, “Design and optimization of integrated LC
VCOs via graphical nonlinear programming,” IEEE J. Solid-State Cir-
cuits, to be published.
[2] E. L. Ginzton, W. R. Hewlett, J. H. Jasberg, and J. D. Noe, “Distributed
amplification,” Proc. IRE, vol. 36, pp. 956–969, Aug. 1948.
[3] Y. Ayasli, R. L. Mozzi, J. L. Vorhaus, L. D. Reynolds, and R. A. Pucel,
“A monolithic GaAs 1-13-GHz travelling-wave amplifier,” IEEE Trans.
Microwave Theory Tech., vol. MTT-30, pp. 976–981, July 1982.
[4] J. B. Beyer, S. N. Prasad, R. C. Becker, J. E. Nordman, and G. K. Hohen-
warter, “MESFET distributed amplifier design guidelines,” IEEE Trans.
Microwave Theory Tech., vol. MTT-32, pp. 268–275, Mar. 1984.
[5] B. M. Ballweber, R. Gupta, and D. J. Allstot, “A fully integrated
0.5-5.5-GHz CMOS distributed amplifier,” IEEE J. Solid-State Cir-
cuits, vol. 35, pp. 231–239, Feb. 2000.
[6] Z. Skvor, S. R. Saunders, and C. S. Aitchison, “Novel decade electron-
ically tunable microwave oscillator based on the distributed amplifier,”
Electron. Lett., vol. 28, no. 17, pp. 1647–1648, Aug. 1992.
[7] L. Divina and Z. Skvor, “The distributed oscillator at 4 GHz,” IEEE
Trans. Microwave Theory Tech., vol. 46, pp. 2240–2243, Dec. 1998.
[8] B. Kleveland, C. H. Diaz, D. Dieter, L. Madden, T. H. Lee, and S. S.
Wong, “Monolithic CMOS distributed amplifier and oscillator,” in IEEE
ISSCC Dig. Tech. Papers, Feb. 1999, pp. 70–71.
[9] D. M. Pozar, Microwave Engineering, 2nd ed. New York, NY: Wiley,
1998, ch. 3.
[10] K. K. Clarke and D. T. Hess, Communication Circuits: Analysis and
Design. Reading, MA: Addison-Wesley, 1971.
[11] T. H. Lee, The Design of CMOS Radio-Frequency Integrated Cir-
cuits. Cambridge, U.K.: Cambridge Univ. Press, 1998.
[12] A. van der Ziel, “Thermal noise in field effect transistors,” Proc. IEEE,
pp. 1801–1812, Aug. 1962.
[13] A. A. Abidi, “High-frequency noise measurements on FET’s with
small dimensions,” IEEE Trans. Electron. Devices, vol. ED-33, pp.
1801–1805, Nov. 1986.
[14] “Ansoft High Frequency Structure Simulator User Manual,”, vol. 6.0.
[15] H. Wu and A. Hajimiri, “A 10 GHz CMOS distributed voltage controlled
oscillator,” in Proc. IEEE CICC, May 2000, pp. 581–584.
[16] A. Hajimiri and H. Wu, “Analysis and design of silicon bipolar dis-
tributed oscillators,” in IEEE VLSI Symp. Dig. Tech. Papers, June 2000,
pp. 102–105.
Hui Wu (S’00) was born in Dujiangyan, Sichuan,
China, in 1973. He received the B.Sc. degree in elec-
trical engineering and the M.Sc. degree in microelec-
tronics from Tsinghua University, Beijing, in 1996
and 1998, respectively. He is currently pursuing the
Ph.D. degree at the Department of Electrical Engi-
neering, California Institute of Technology (Caltech),
Pasadena.
His present research interests are in high-fre-
quency CMOS RF integrated circuits for wireless
communications, with an emphasis on oscillators
and frequency synthesizers. He is currently participating in the 24 GHz
Wireless LAN Project at Caltech.
Mr. Wu received the Motorola Scholarship and Guanghua Fellowship at Ts-
inghua University in 1995 and 1997, respectively, and Walker von Brimer Foun-
dation Fellowship at Caltech in 1999.
502 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 36, NO. 3, MARCH 2001
Ali Hajimiri (S’95–M’98) received the B.S. degree
in electronic engineering from Sharif University of
Technology, Tehran, Iran, in 1994 and the M.S. and
Ph.D. degrees in Electrical Engineering from Stan-
ford University, Stanford, CA, in 1996 and 1998, re-
spectively.
He was a Design Engineer with Philips, where
he worked on a BiCMOS chipset for GSM cellular
units from 1993 to 1994. During the summer of
1995, he was with Sun Microsystems, where he
worked on the UltraSparc microprocessor’s cache
RAM design methodology. During the summer of 1997, he was with Lucent
Technologies (Bell Labs) where he investigated low-phase-noise integrated
oscillators. In 1998, he joined the Faculty of California Institute of Technology,
Pasadena,CA, as an Assistant Professor of Electrical Engineering, where his
research interests are high-speed and RF integrated circuits. He is the author of
The Design of Low Noise Oscillators (Boston, MA: Kluwer Academic, 1999)
and has received several U.S. and European patents.
Dr. Hajimiri was the medal winner of the 21st International Physics
Olympiad, Groningen, the Netherlands. He was the co-recipient of the Inter-
national Solid-State Circuit Conference (ISSCC) 1998 Jack Kilby Outstanding
Paper Award.
